New Method for Generating Test Codes to Detect Multiple Stuck-at-Faults in Combinational Circuits. Part 2
DOI:
https://doi.org/10.15407/intechsys.2025.03.003Keywords:
combinational PIPO-circuit, single and multiple stuck-at-faults (0/1) type damages, procedure of q-partition of system minterms, non-essential variables, vector of test codesAbstract
The article is devoted to a new method of generating test codes to detect multiple stuck-at-faults (0/1) type damages in digital combinational PIPO-circuits, which is based on the artificial introduction of non-essential variables and the application of the procedure of q-partition of the system minterms of a given system of functions. Due to the use of the numerical set-theoretic approach, the proposed method differs from the known ones in a relatively simpler practical implementation to detect stuck-at-faults (0/1) type damages both at one point and simultaneously at several points simultaneously of the studied circuit.
References
Rytsar B.Ye. A Simple Stuck-at-faults Detection Method in Digital Combinational Circuits. Control Systems and Computers, 2023, Vol. 301 (1), 5–17. https://doi.org/10.15407/csc.2023.01.005
Rytsar B.Ye. A Simple Stuck-at-faults Detection Method in Digital Combinational Circuits. II. Control Systems and Computers, 2024, Vol. 301 (1), 3–17. https://doi.org/10.15407/csc.2024.01.003
Thamarai S.M., Kuppasamy R., Meyyappan T. Fault Detection and Test Minimization Methods for Comnational Circuits – A Survey. Inter. J. Comp. Trends and Technology, 2011 ,Vol. 21 (2), 140–146.
Takahashi H., Boateng K.O., Saluja K.K., Taramatsu Y. On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits. in IEEE Trans. Comp.-Aid. Design of Integrated Circuits and Systems, 2002, Vol. 21 (3), 362–368. https://doi.org/10.1109/43.986429
Jutman A., Ubar R. Design error diagnostic in digital circuits with stuck-at-fault model. Microelectronics Reliability, 2000, Vol. 40 (2), 307–320. https://doi.org/10.1016/S0026-2714(99)00203-6
Huang S.Y, Chen K.C, Cheng K.T. Incremental Logic Rectification. In: Proc. VLSI Test Symposium, 1997, 134B139 p.
Sarang S. Samangadkar, Shridhar S. Dudam, Amit Kumar Sinha. Fault Diagnosis in Combinational Logic Circuits: A Survey. IJSRD, 2015, Vol. 3 (2), 2051–2054.
Liu J., Veneris A., Abadir M.S. Efficient and Exact Diagnosis of Multiple Stuck-At-Faults. 2002. URL: https://www.researchgate.net/publication/228964338
Dall’Occo F., Dalpasso M., Favalli M. Techniques for SAT-Based Boolean Reasoning on Multiple Faults Affecting Logic Cells and Interconnects in Digital ICs. Electronics, 2022, Vol. 11 (3), Article 382. https://doi.org/10.3390/electronics11030382
Lin C.C, Chen K.C, Chang S.C, Marek-Sadowska M, Cheng K.T. Logic Synthesis for Engineering Change. Proc. Design Automation Conference, Jun. 1995, 647–652. https://doi.org/10.1145/217474.217604
Karkouri Y., Aboulhamid M. Multiple Stuck-at Fault in Logic Circuits. URL: http://www.iro.umontreal.ca/~aboulham/pdfs_sources/KCCVLSI.pdf
Liu Y., Xu Q. On modeling faults in FinFET logic circuits. IEEE Inter. Test Conf., 2012, Paper 11.3. https://doi.org/10.1109/TEST.2012.6401565
Parag K. Lala. An Introduction to Logic Circuit Testing. Morgan & Claypool, 2009, 111 p.
Kim J.C., Vishvani D. Agraval, Kewal K. Saluja. Multiple Faults: Modeling, Simulation and Test. 7th ASPDAC and 15th Int’l Conf. on VLSI Design, Jan. 2002.
Rytsar B.Ye. Decomposition of the Bolean Functions by the q-decomposition method. USiM, Kyiv, 1999, Issue 6, 29–42. [In Ukrainian: Рицар Б.Є. Декомпозиція булевих функцій методом q-розбиття.УСиМ.]
Rytsar B.Ye. Theoretic-Set Optimization Methods for Logic Synthesis of Combinational Networks: dys. doktora tekhn. nauk. Lviv, 2004, 348 p. [In Ukrainian: Рицар Б. Є. Теоретико-множинні оптимізаційні методи логікового синтезу комбінаційних мереж: дис. д-ра техн. наук. Рицар Б.Є. Львів, 2004. 348 с.]
Sasao T. Switching Theory for Logic Synthesys. Kluwer Academic Publishers, 1999, 361 p. https://doi.org/10.1007/978-1-4615-5139-3
Kohavi Z., Jha N. Switching and Finite Automata Theory. Cambridge University Press, 2010, 206–250. https://doi.org/10.1017/CBO9780511816239
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 Information Technologies and Systems
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
The paper is an Open Access under the CC BY-NC-ND 4.0 license - Attribution-NonCommercial-NoDerivatives 4.0 International.
