B. Rytsar, “New Method for Generating Test Codes to Detect Multiple Stuck-at-Faults in Combinational Circuits. Part 2”, Inf.Tech.&Syst., vol. 3, no. 3, pp. 3–29, Sep. 2025.