[1]
O. Barkalov, L. Titarenko, O. Golovin, O. Matviienko, and S. Saburova, “Optimization of the Two-Level Mealy Machine Circuit in the FPGA Basis”, Inf.Tech.&Syst., vol. 1, no. 1, pp. 24–38, Jun. 2025.